Abstract-This paper presents a two-step prediction method for the design of low-power column-parallel analog-to-digital converters (ADC) in CMOS image sensors. The proposed prediction method takes advantage of the spatial likelihood of natural scenes, which shows strong correlations between neighboring pixels in the image. Based on this property, the proposed method predicts the MSBs of the selected pixel using quantization results of the neighboring pixels in the previous row, which enables a significant power reduction of the A/D conversions. The simulation results show that up to 20∼30% power saving can be achieved for most natural scenes. A 384 × 256-pixel prototype chip was fabricated using a 0.35 μm CMOS technology with a pixel footprint of 15 μm × 15 μm. The fill factor is 49%. 10-bit successive approximation register (SAR) ADCs are used in the column-parallel ADC array.
I. INTRODUCTION

I
N RECENT years, low-power CMOS image sensors are greatly expected in many applications including but not limited to remote imaging, mobile devices, wearable devices, and biomedical devices. In these applications, the power consumption is one of the main design constraints and has been playing an increasingly important role in limiting the image sensor performance with the increment of resolution [1] . Studies have shown that most of the energy in CMOS image sensors is consumed by the column-parallel analog-to-digital converters (ADCs) and digital output circuits. Currently, there are various kinds of architectures for column-parallel ADCs in CMOS image sensors, for instance, single-slope ADCs [2] - [4] , successive approximation register (SAR) ADCs [5] - [7] , cyclic ADCs [8] - [10] and Σ − Δ ADCs [11] - [13] . An ADC contains components such as comparators, digital-to-analog converters (DACs), digital circuits and other circuits such as memories. In order to reduce the ADC power consumption, one can make H. Yu, M. Guo, and S. Chen are with the VIRTUS IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798 (e-mail: hyu006@ntu.edu.sg; mhguo@ ntu.edu.sg; eechenss@ntu.edu.sg).
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efforts to reduce power on each building block, or to modify the ADC structures or operations to achieve a system level power saving. Low-power ADC designs for CMOS image sensors have been prolific in literature. For instance, one popular way is reducing the power supply voltage of the whole image sensor or only the digital circuits of the image sensor [14] . If the power supply voltage cannot be reduced, e.g., a specific fabrication technology is applied or a high dynamic range (DR) is required, the switched power technique can be an alternative option, which powers off the components when they are not in use [5] , [15] , [16] . Since digital circuits account for a large proportion of the power dissipation, lowering the clock frequency can also be an efficient way to achieve a lower power consumption [16] . Also, reconfiguring the circuit operation may sometimes decrease the power dissipation, e.g., in [6] and [17] , only a small portion of the total capacitor array is used to decide the most significant bits (MSBs). Using this method the capacitor switching power can be greatly reduced. The multi-stage ADC proved to be another effective way to save power, e.g., in a two-stage cyclic architecture, the total power consumption can be reduced by scaling the size of the sampling capacitor of the second stage [18] . In addition, in a single-slope ADC architecture, a two-stage ADC or a multi-ramp ADC can also reduce the power dissipation by decreasing the total number of the comparison times [4] , [19] . Data compression is another emerging approach for low-power designs, which recovers the photo signals from a number of random linear measurements in a transform domain [12] , [20] , [21] . Since the number of the measurements is smaller than that of samples dictated by the Nyquist rate, the compression can reduce the total power dissipation as well.
In this paper, we propose a novel systematic method for a low-power column-parallel ADC design for CMOS image sensors. The new method is based on an improved technique of predicting the digitization result of each pixel based on its neighboring pixels. The proposed method takes advantage of the spatial likelihood of natural scenes based on our previous work [22] . In this method, in a given row except the first row of a frame, the MSBs of each pixel are predicted by several of its neighboring pixels in the previous row. The number of the neighboring pixels used in the prediction can be configured as 2 or 3. Thus, if the prediction is successful, the original A/D conversion steps of the pixel's MSBs can be bypassed, which means the corresponding conversion energy is saved. This is a significant improvement of our previous work on the MSB prediction [22] . In the previous work, a comparison is carried out in the aftermath of the least significant bit (LSB) conversion to judge whether the prediction is correct or not: if the prediction is correct, the quantization result of the current pixel is the output, else, a full conventional A/D conversion is performed. However, in the previous method, if the prediction is wrong, the energy for the LSB conversions is completely wasted. To address the problem, in this paper, a new judgment system is proposed, which performs the judgment right after the prediction. If the prediction is correct, only the remaining LSBs are calculated, else, a full conventional A/D conversion are performed. Compared to the previous method, the new prediction method avoids wasting power after the wrong predictions.
The rest of the paper is organized as follows: Section II introduces the proposed two-step prediction ADC algorithm, including the background, description, implementation of different architectures, and the MATLAB simulation results. Section III elaborates the CMOS image sensor design and the columnparallel ADC details. Section IV describes the chip implementation and measurement results. Section V concludes the paper.
II. TWO-STEP PREDICTION ADC ALGORITHM
Compared to conventional ADC designs, the proposed twostep prediction ADC design saves power by taking advantage of the limited spatial frequency of natural images. To implement the two-step prediction ADC in image sensors, a system-level low-power design method is proposed and characterized.
A. Algorithm Background
In images of natural scenes, the spatial frequency is often limited because a group of pixels in the image can be occupied by the same object. This means that most of the pixels in the image could have similar values to their neighboring pixels. For example, in a satellite image for remote sensing applications, the differences between neighboring pixels can usually be very small. In reality, in such cases, sometimes most of the pixel values in the whole image have very small differences. Moreover, the difference of neighboring pixel values could be reduced by the limitation of the optical systems or the camera resolution. To verify this, we studied hundreds of images and calculated the differences between neighboring pixels in these images using MATLAB. The result shows that there is a high percentage of pixels having similar values to their neighboring pixels. For instance, the result of a Lena image with a resolution of 512 × 512 is shown in Fig. 1 . Although the image contains a mixture of detail, flat regions, shading and texture [24] , Fig. 1 shows that most of the pixel value differences in the column-wised direction distribute in the range between −50 to + 50 out of the full range [ −255, + 255]. Therefore, the digital pixel value differences in the image are mainly attributed to the LSBs.
However, conventional ADC structures in image sensors do not consider the aforementioned image property. For example, in a conventional SAR ADC operation, the capacitor array of the DAC needs to be reset (discharged) between every two conversions. Similarly, in a conventional single-slope ADC operation, after one conversion, the DAC also needs to be reset (charged or discharged depends on the specific design) to the edge in order to start the next conversion. The operations of the SAR ADC and the single-slope ADC are shown in Fig. 2 . Unfortunately, with such operations, when the neighboring pixels in the same column have the similar values, the charging/discharging energy between the two consecutive comparisons are wasted. This unnecessary discharge energy can be avoided if the consecutive conversion results share several MSB values so the comparison energy of these MSBs can be saved. Based on these considerations, we propose the two-step prediction ADC algorithm for image sensors.
B. Algorithm Description
The proposed two-step prediction ADC is based on predicting some MSB values of each conversion to reduce the number of the conversion steps and avoid the unnecessary discharge between conversions. As illustrated in Fig. 3 , the proposed twostep conversion algorithm processes the pixel array by rows. In
Step 1, the pixel values of each row serve as references for predicting the pixel values of the subsequent row. In specific, the common MSBs of several neighboring pixels from the previous row are generated as the predicted MSB values of an individual pixel in the next row. In this operation, the prediction process starts on the second row while the pixel values of the first row are used as the references of the second row. If the neighboring pixels do not share common MSBs, then the prediction is marked as wrong. In Step 2, if the predicted MSB values are correct, the conversion power of the MSB processes can be saved. Otherwise, a full A/D conversion of the current pixel is operated.
A detailed example of the first step process is described in Fig. 4 . In order to obtain the digital value of Pixel (i, j) at Row i Column j, the available digital values of its three neighboring pixels from the previous row (Row (i − 1)) are selected as references. The three pixels are (i − 1, j − 1), (i − 1, j), and (i − 1, j + 1). In our design, for m-bit common MSBs in the reference, only (m − 1)-bit common MSBs are used for the prediction. In this example, the three reference pixels share 4-bit common MSBs, we only use the first 3 bit common MSBs as the prediction of the MSB values of the pixel (i, j). In other words, as shown in the lower part of Fig. 4 , the common MSBs of the three pixels are "1010" while the prediction bits are "101." This design is for avoiding the prediction error caused by a small difference between neighboring pixels as well as increasing the success rate of the prediction. This has been verified by MATLAB simulations with a number of natural images.
After obtaining the predicted MSB values, a DAC is used to judge whether the predicted MSB values are correct. This is done by comparing the pixel's analog value with two bound- aries generated by the DAC. The predicted MSB values are considered as correct if
where V IN is the analog value of the pixel, V P is the analog value generated by the DAC based on the predicted MSB digital values, V REF is the DAC reference voltage as well as the full analog input value range, and m is the number of the predicted MSB bits. Since the pixel digital value is expressed in a binary form, if the predicted MSB values are correct, V IN must be in the range between V P and (
Otherwise, the prediction is wrong. This prediction judgment result concludes the first step of the conversion.
In the second step process, the final conversion result is obtained based on the prediction judgment result. If the prediction is correct, then only (n − m)-bit LSB A/D conversions are applied to obtain the remaining quantization values, where n is the number of bits of the ADC and m is the number of bits of the predicted MSBs. Otherwise, a full conventional n-bit A/D conversion is performed to obtain the digital values of the pixel. After conversion, the final digital values are stored in a data memory for predicting the MSB values of pixels in the next row.
The prediction judgment is the main difference and improvement compared to our previous work in [22] . In the previous work, the result comparison is operated after the LSB conversion to judge whether the prediction is correct or not. If the prediction is correct, then the progress moves on; else, a full A/D conversion is performed. It can be seen that with a wrong prediction, all the following LSB conversion steps are useless, and the energy is wasted. While, in this new design, the prediction judgment is carried out immediately after the prediction generated. With a correct prediction, the rest LSB conversion would be performed; with a wrong prediction, the full A/D conversion would be started. Comparing to the old one, the improved algorithm, although burns extra energy, is more efficient. Another improvement of the new algorithm is the limited prediction number. In an imaging system, even taken from the same color, the pixels can also have different values because of non-uniformity and read noise, then the prediction will fail. To avoid this, the prediction number is limited in the new design, so the failure rate due to the small pixel differences can be removed.
C. Algorithm Implementation
The proposed prediction ADC algorithm contains three key procedures: prediction, judgment, and final conversion. At the beginning, the prediction circuit generates common MSBs from the data memories that store the digital results of the pixels in the previous row. Then the judgment circuit creates two analog boundary voltages based on the predicted MSB values and check whether the current pixel's analog value is between the two boundary voltages based on (1). Finally, if the predicted MSB values are correct, the ADC only performs the LSB conversions. Otherwise, the ADC performs a full A/D conversion. This algorithm can be implemented with various ADC structures, e.g., single-slope ADCs, SAR ADCs, or cyclic ADCs. Also, different data structures can be applied in the data memory.
There are two options for implementing the proposed algorithm: the local DAC implementation and the global DAC implementation. When choosing the implementation options, the circuit area, speed, and power consumptions are the main considerations. For the prediction circuit, since the input pixel value varies column by column, the circuit should be implemented locally. Another reason for doing this is that the prediction circuit is fully digital and does not occupy too much silicon area. The judgment circuit can be implemented either locally or globally depending on the specific design requirements. In a local implementation, the DAC is combined with the column ADC, while in a global implementation, multiple reference voltages are applied and broadcast to all column slices globally. This can be achieved by using a voltage scaling DAC.
Examples of the implementation options with different ADC types are shown in Fig. 5 . In these examples, a 5-bit A/D conversion is applied using the same input signal with the same scenario: 1) In Row 1, since there are no previous rows, the prediction is not available. So the conversion starts from the second step, which is a complete A/D conversion. 2) In Row 2, the first step prediction is successful. So in the second step, only a partial A/D conversion is performed. 3) In Row 3, the first step prediction is failed and thus a complete A/D conversion is performed.
In the first example of Fig. 5(a) , a local DAC is applied in the judgment circuit in the first step and an SAR ADC is used in the second step. In the A/D conversion of the pixels in Row 1, a full SAR A/D conversion is performed. A simplified schematic of the SAR ADC is shown in Fig. 6 . At the beginning of the conversion, the switch S R is turned ON and the switches S 4 ∼ S 0 are connected to GND to reset the capacitor array. "110xx") , the judgment is performed by the following operations: 1) keep S 4 ∼ S 2 to "110"; 2) switch S 1 ∼ S 0 to GND to generate a lower boundary voltage at V DAC while obtain the first result of V COMP ; 3) switch S 2 to V REF to generate a higher boundary voltage at V DAC while obtain the second result of V COMP ; 4) if V COMP toggles, i.e., the first result of V COMP is "1" and the second result of V COMP is "0," then it means V IN is in the window between the higher boundary and the lower boundary. And thus, the prediction is correct. So a partial conversion starts from the fourth bit, which means only S 1 and S 0 need to be adjusted to complete the A/D conversion. After that, in the conversion of Row 3, the same prediction and judgment processes are performed, however as shown in Fig. 5(a) , the judgment results are "0" and "0," which means the prediction is failed. Thus, a complete conversion has to be performed. Although there are two extra switchings and comparisons due to the failed prediction, the total energy can be greatly saved in the whole image because of the limited spatial frequency of the natural scene. Moreover, if a higher resolution ADC is required, power could be further reduced due to a higher number of successfully predicted MSBs.
Besides SAR ADCs, single-slope ADCs can also be used in the proposed two-step prediction architecture. In the example illustrated in Fig. 5(b) , a single-slope ADC is combined with a global DAC. Similarly to the previous example, in Row 1 a complete single-slope A/D conversion is performed. The single-slope A/D conversion is divided into two parts: a coarse conversion and a fine conversion [23] . Both the coarse conversion and fine conversion use a linear search protocol. In the coarse conversion, a global multi-reference generator generates a comparison reference V REF,C which contains 16 voltages coming sequentially. These voltages compare to the input signal one by one to obtain a coarse conversion result, which represents the MSB values. After the coarse conversion, the fine conversion is performed by comparing a ramp signal V RAMP to the input voltage. V RAMP is generated by a global ramp signal generator. In our design, V RAMP is shifted to the input signal based on the result of the coarse conversion. In Fig. 5(b 
is the analog value of the predicted MSBs for judgment. V P R is selected from the global multiple references by the predicted MSBs. The global ramp generator and multi-reference generator can be turned off after every A/D conversion in order to save power.
In addition to single-slope ADC, the global DAC solution can also be easily adopted into other ADC architectures without much modification. For instance, Fig. 5(c) describes the DAC voltages for a global DAC solution with local SAR ADC in column slices. The prediction result generation, judgment process, and the coarse quantization are the same as that in the example of the single-slope ADC, and the DAC voltage is generated locally by the switched-capacitor array. Since the input voltage range of an SAR ADC is determined by the reference voltage, the capacitor array can be connected to various reference voltages depends on the coarse MSBs to perform a further fine quantization. During this operation, the number of the coarse MSBs (the number of the global reference voltages) is important to optimize the total power consumption. In addition, since the average power consumption depends on the column resolution of the sensor, a higher resolution can reduce the shared power consumption of each single column ADC.
Firstly, for global solutions, extra global DAC and analog signal buffers are necessary for global signal broadcasting, which consumes extra power. While the local DAC does not need these supports, so the energy consumed by these parts can be saved. Secondly, in global DAC solutions, all the column slices share one global reference source, so the number of the predicted MSBs should be the same. Whereas, in the local DAC solution, the number of the predicted MSBs can vary. Therefore, the local DAC implementation of the two-step prediction ADC is more energy efficient.
All the above-mentioned solutions will not change the pixel architecture and operation, and only bring in small changes to the column slices. With this advantage, the proposed method is easier to be applied to the image sensors than other methods. For instance, in [28] , an image sensor with dual analog power supply 1.8 and 1.1 V is proposed. This imager divides the pixel array into blocks of 8 × 8 pixels. It operates integration twice for one image: the first time integration is to get the scene information and decide the power supplies of the blocks, and the second time integration is for image acquirement. Then low power consumption can be achieved by the low power supply voltage. However, to utilize this, firstly, the pixel needs to be modified in both architecture and operation, and obviously the fill factor is decreased, with high or low power supplies, the pixel would also suffer from low uniformity and high fixed pattern noise. Moreover, the different noise level from different power supplies will also remain after signal readout. While, in our algorithm, only small modifications are needed in the column slices with the pixel array unchanged, and no extra noise would be introduced. Therefore, the proposed algorithm can be easily implemented.
D. Algorithm Simulation
The power consumption of the proposed two-step prediction ADC has been simulated using MATLAB based on our energy model. According to the aforementioned discussion, we focus on the local SAR ADC topology since it has a lower power consumption. The power cost in this topology can be divided into three parts: the switched-capacitor array, the comparator, and the digital circuits. Since the comparator and the digital circuits consume the same energy for different bits of the ADC code, in the simulation we only study the power of the switched-capacitor array.
Power analysis of the switched-capacitor array is based on the charging and discharging energy during A/D conversions. Referring to Fig. 6 , at the beginning of the conversion, the capacitors are reset to GND. The conversion starts when S R is turned OFF. In the first bit conversion, the bottom plate of capacitor C 4 Fig. 7 . From top to bottom, the five curves represent the switching energy with no prediction, 1-bit, 2-bit, 3-bit, and 4-bit MSB predictions. The simulation results show that the switching energy can be reduced with a higher number of the predicted MSBs.
III. IMAGE SENSOR DESIGN
A. Image Sensor Architecture
A prototype CMOS image sensor implementing the proposed prediction algorithm using local SAR ADCs was designed using a 0.35 μm CMOS technology. Fig. 8 shows the image sensor block diagram. The circuits contain 6 main building blocks. They are a 3 T-APS (3-transistor active pixel sensor) pixel array with a resolution of 384 × 256, a column-parallel delta double sampling (DDS) and sample-hold (S/H) circuit array, a column-parallel SAR ADC array, two sets of columnparallel memories, a row scanner, and a timing and reference generator.
During the image sensor operation, the timing and reference generator provides all the timing signals, analog biasing voltages, and reference voltages to the other building blocks. The exposure time is controlled by the timing generator and external exposure control signals. After exposure, the row scanner starts scanning the pixel array row by row in order to read out the complete image signals.
The signals in the photo detector (PD) are first processed by a DDS circuit to remove the fixed-pattern noise (FPN) and the low-frequency noise [24] , [25] . The processed signals are then sampled for quantization. During the quantization, the logic circuit in each column generates the predicted MSBs from the previous row, whose data are stored in Memory 2. Then the judgment circuit decides whether the prediction results are correct by comparing the prediction boundaries and the sampled analog signal of the current pixel. Based on the judgment decision, a full or partial A/D conversion is performed. Finally, the quantization results are stored in Memory 1 as the output. The data is also stored in Memory 2 for the next row's prediction. After that, the row scanner shifts to the next row until the full image is digitized.
B. ADC Architecture
In the integrated prototype image sensor, modified SAR ADCs are used to implement the proposed two-step prediction algorithm. Fig. 9(a) shows the block diagram of the SAR ADC cell. In this design, the prediction and judgment circuits are combined with the SAR Logic cell. The prediction circuit calculates the common MSBs from the three neighboring pixels' digital data in the previous row and generates the predicted MSB values. Then the judgment circuit controls the DAC to generate the corresponding boundary voltages. After the comparison between the analog signal from the pixel and the boundary voltages, the judgment circuit passes the result to the prediction circuit. If the prediction is successful, the prediction circuit writes the MSBs to the SAR Logic. Else if the prediction is failed, the prediction circuit resets the SAR Logic. Then the SAR logic takes over the control of the DAC and completes the quantization. Since the remaining LSB A/D conversions also apply the binary search protocol, the SAR logic circuit in this ADC has the same structure as in a conventional SAR ADC.
In order to reduce the power consumption, a single-ended split switched-capacitor array is used in the ADC with a dynamic comparator. The schematic of the switched-capacitor array with the comparator is shown in Fig. 9(b) . The 10-bit split-capacitor structure is applied with 6-bit MSBs and 4-bit LSBs. Thus, the capacitor array contains total 80.07 unit capacitors. In this design, a unit capacitor C is 143.688 fF. The maximum equivalent capacitance observed between the top and the bottom plates of the capacitor array is 64C. The split-capacitor structure reduces the power consumption and the silicon area compared to a regular capacitor array. On the other hand, to reduce the circuit complexity and the power consumption, the reference voltage generators are removed [26] . The reference voltages in the SAR ADC are directly connected to the power supply, i.e.,
We should note that since both the prediction and the judgment circuits are fully digital and no other extra analog or digital circuits are added into the ADC, the two-step prediction ADC only brings negligible extra circuit complexity and silicon area to a conventional SAR ADC. Fig. 9(c) shows an example of a successful prediction "101xxxxxxx," within which the three capacitors C 9 (32C), C 8 (16C), and C 7 (8C) are TABLE I  IMAGE SENSOR PERFORMANCE SUMMARY AND COMPARISON WITH STATE-OF-THE-ART WORKS pre-assigned to "101" after the prediction and judgment. So these three capacitors are excluded from the remaining binary searching steps, and the corresponding switching energy introduced by charging or discharging these three capacitors can be eliminated from the system power consumption. Since these capacitors take most of the capacitance in the capacitor array, the proposed prediction method could significantly reduce the switching energy.
IV. MEASUREMENT RESULT
A. Prototype Chip
The image sensor with the two-step prediction ADC was fabricated using a 0.35 μm CMOS process (2P4 M). Fig. 10 shows a microphotograph of the chip. Table I lists the basic performance summary of the chip and other published works. The sensor has a resolution of 384×256 with one ADC for each pixel column. Each column slice contains the DDS circuit, S/H circuit, SAR ADC and two sets of memories. The pixel pitch and the column slice pitch are both 15 μm with the fill factor as 49%, which is considered as large sizes for image sensor designs. This is because that the image sensor is targeted for polarization applications [27] . So the large size photo detector can guarantee enough photo-detective area after placing the metal grid. To compensate the sensitivity loss due to the polarizer, a configurable gain of 2, 4, or 8 is optional in the DDS circuit. For the same reason, the FPN was calculated from the columns that have the same type polarizer. The listed frame rate is decided by the readout speed. Since the photo detectors are covered by the metal grid, the effective exposure time should be longer. Thus, in real applications, the frame rate is lower.
The 0.35 μm CMOS process applies a 3.3 V power supply, which is a high voltage for digital circuit and leads to a higher digital circuit power consumption. Thus, compared to other designs, the energy consumption of the proposed design, 463 pJ/pixel, is relatively high. Therefore, the calculated FOM of the ADC is also higher than other designs. The power consumption can be further reduced with advanced processes where a low power supply voltage is available.
B. ADC
The column-parallel ADCs have a resolution of 10-bit, and the unit capacitance is 143.688 fF. The effective input range of the ADC is 0.8 V∼3.1 V, which is also the output range of the DDS circuit. Since the reference voltages of the capacitor array are directly connected to the power supply voltage (3.3 V) and ground in order to remove the reference voltage generator circuits, nearly 30% of the ADC input range is lost. The linearity of the ADC in terms of DNL and INL is measured and Fig. 12 . Diagram of the consumed energy of the prototype design. illustrated in Fig. 11 . The results show that the split-capacitor array is vulnerable to the random capacitor mismatch as well as the parasitic capacitance associated with the LSB node and the split capacitor, although it reduces the total capacitance. These non-idealities are magnified when the ADCs are placed into very narrow column slices in the layout. As a result, the linearity of the ADC is restricted to about 2.6-LSB INL.
C. Power Consumption
As shown in Fig. 12 , the diagram of the consumed energy of the prototype design is presented based on the measured result. The red curve in the middle illustrates the energy consumed by the typical A/D conversions, it increases with the ADC output code because a larger ADC output code needs more registers flipped and has a higher DAC voltage to be reset after the conversion. The curves below the red one are the energy consumed by the A/D conversions with successful MSB predictions. Similarly, a larger ADC output code needs more energy for registers' flipping and DAC's resetting, thus the saved energy would increase with the ADC output values. Since the prediction judgment also consumes energy, so the conversion with 1-bit right prediction does not save much energy with small ADC codes. The curves above the red one are the energy consumed by the A/D conversions with failed prediction. In these cases, after the prediction judgment, a whole conventional A/D conversion would be carried out, so the energy differences come from the prediction judgment operation, and are about 120∼160 pJ more than the red one according to the predicted MSB quantity and ADC code. From the diagram, it can be seen that if the prediction succeeds, the ADC would need less power than the conventional ADC. While, if the prediction fails, the ADC would consume more energy than the conventional one. In the view of the whole image, due to the limited spatial frequency of nature scenes, the successful predictions are usually much more than the failed ones, so the proposed design can save energy.
As discussed in Section II, the total saved power consumption using the two-step prediction ADC depends on the specific image, especially the spatial gradient distribution. Fig. 13(a) shows a sample image taken by the prototype chip. Since the FPN of the pixels is removed by the DDS circuit, some vertical lines in the image are mainly caused by the different types of the polarizers and the FPN of the other readout circuits, which will be discussed in another paper. Fig. 13(b) shows the failed prediction pixels, they are mainly located in the object edges (with a high spatial gradient), in this image, the failure prediction rate is 20.14%. To avoid the wrong prediction caused by small pixel difference and noise, the maximum bit number of the prediction is set as 5. Fig. 13(c) shows the prediction distribution, a lighter color means more bit predictions are successful. Table II gives its statistic summary. The result shows that the number of the switching steps of MSBs is significantly reduced, so the switching energy is also reduced proportionally. Fig. 14 shows the average energy statistic result of the sample image. The average energy of one pixel is 584.27 pJ without the proposed prediction algorithm, and is 463.13 pJ with the proposed algorithm. The power with the proposed algorithm is saved by 26.13%. In other experiments of natural scenes, the power saving is between 20∼30% by using the proposed method. With the algorithm, the energy is consumed by seven operations/blocks: DAC switching, DAC resetting, the analog part of the prediction judgment, the digital part of the prediction judgment, SAR control logic, comparator and memory. Without the algorithm, the energy is consumed by five operations/blocks: DAC switching, DAC resetting, SAR control logic, comparator and memory. It can be seen that except for memory, every part consumes less power. Moreover, in the prototype chip, all the circuits are powered by a 3.3 V supply, so the digital components consumed a large portion of energy. If the imager is fabricated by an advanced technology, the power can be further reduced.
V. CONCLUSION
This paper proposed a two-step prediction ADC architecture for low-power column-parallel ADCs in the image sensor. By finding the common MSBs of the neighboring pixels in the previous row, the MSB values of the current pixel can be predicted, so the corresponding switching energy is saved. The prediction judgment would introduce two more comparisons (3 clock cycles in the proposed design) to decide if the prediction is correct. But in the view of the whole system, the frame rate is limited by the digital signal readout stage, which takes a much longer time (384 clock cycles for 384 columns) after the A/D conversion is completed. Since the A/D conversion and the signal readout work in pipeline style, the proposed algorithm will not delay to conversion. This method can be easily integrated with most of the column-parallel ADCs by adding simple extra digital circuits. But the prediction generation circuit will share the routing resources of the column slices. Thus with limited column size, the prediction algorithm may not be applied or only a few MSB bits can be utilized. Unlike a circuit optimization, the improved power efficiency of the proposed method is not consistent. The power saving depends on the specific ADC architectures and image spatial frequencies. So it is possible that in extreme cases where the spatial frequency of the image is unusually high, applying the algorithm cannot save energy but even waste more. A prototype CMOS image sensor was designed and fabricated with column-parallel SAR ADCs applying the proposed method. Both simulation results and measurement results show that the ADC power can be significantly reduced using the proposed method.
